Previous: The parallel kernel Up: Analysis of Parallel VHDL Simulation Next: Conclusions

The Architecture Simulator

The architecture simulator is capable of simulating a distributed system consisting of processing nodes using an interconnection network. The nodes communicate with each other by sending messages over the network. Every node in the architecture simulator corresponds exactly to a partition in the parker. The architecture simulator has three tasks:

Application code is not interpreted, but run on the host machine as native machine code. Code augmentation [7] is used to keep account of the execution cycles of the application. Every basic block of the application code is enhanced with some special instructions that increment the execution cycle counter and checks whether this node has exceeded its allocated running time. This augmentation is done with a special extension of the GNU C++ compiler.