

CGRA COOKBOOK 2018

Task
Implementing Edge Detection on the CGRA








Task

Implementing Edge Detection on the CGRA



Goal


Finding the best performance for minimal energy & area.

Where can you optimize?

Change the algorithm.


Change the architecture.

Optimized code mapping.




SIMD

Exploit data level parallelism (DLP)



VLIW

Exploit instruction level parallelism (ILP)




```
<fu type="ID" name='id abu'> <!-- IDs -->
   <input index="0" source="abu.1"/>
</fu>
<fu type="ID" name='id lsu'>
   <input index="0" source="abu.1"/>
<fu type="ID" name='id alu'>
   <input index="0" source="abu.1"/>
<fu type="ID" name='id mul'>
   <input index="0" source="abu.1"/>
</fu>
<fu type="ID" name='id rf'>
   <input index="0" source="abu.1"/>
</fu>
<fu type="LSU" name='lsu' ID="id_lsu"> <!-- FUs -->
   <input index="0" source="imm.0"/>
   <input index="1" source="rf.1"/>
   <input index="2" source="rf.0"/>
<fu type="ALU" name='alu' ID="id_alu" config="1">
   <input index="0" source="rf.0"/>
   <input index="1" source="rf.1"/>
<fu type="MUL" name='mul' ID="id mul" config="1">
   <input index="0" source="rf.0"/>
   <input index="1" source="rf.1"/>
</fu>
<fu type="RF" name='rf' ID="id_rf">
   <input index="0" source="imm.0"/>
   <input index="1" source="lsu.1"/>
   <input index="2" source="alu.1"/>
   <input index="3" source="mul.0"/>
<fu type-"ABU" name-'abu' ID-"id_abu" config-"i">
   <input index="0" source="alu.1"/>
   <input index="1" source="rf.1"/>
</fu>
<fu type="IU" name='imm'>
   <input index="0" source="abu.1"/>
</fu>
```

```
<fu type="ID" name='id abu'> <!-- IDs -->
   <input index="0" source="abu.1"/>
</fu>
<fu type="ID" name='id lsu'>
   <input index="0" source="abu.1"/>
<fu type="ID" name='id alu'>
   <input index="0" source="abu.1"/>
</fu>
<fu type="ID" name='id mul'>
   <input index="0" source="abu.1"/>
</fu>
<fu type="ID" name='id rf'>
   <input index="0" source="abu.1"/>
</fu>
<fu type="LSU" name='lsu' ID="id_lsu"> <!-- FUs -->
   <input index="0" source="imm.0"/>
   <input index="1" source="rf.1"/>
   <input index="2" source="rf.0"/>
<fu type="ALU" name='alu' ID="id_alu" config="1">
   <input index="0" source="rf.0"/>
   <input index="i" source="rf.i"/>
<fu type="MUL" name='mul' ID="id_mul" config="1">
   <input index="0" source="rf.0"/>
   <input index="1" source="rf.1"/>
</fu>
<fu type="RF" name='rf' ID="id_rf">
   <input index="0" source="imm.0"/>
   <input index="1" source="lsu.1"/>
   <input index="2" source="alu.1"/>
   <input index="3" source="mul.0"/>
<fu type="ABU" name='abu' ID="id_abu" config="i">
   <input index="0" source="alu.1"/>
   <input index="1" source="rf.1"/>
</fu>
<fu type="IU" name='imm'>
   <input index="0" source="abu.1"/>
</fu>
```

Graphical view.

\$ xdot ~/CGRA/build/convolution/<name>/report/architecture.dot



```
<fu type="ID" name='id abu'> <!-- IDs -->
   <input index="0" source="abu.1"/>
</fu>
<fu type="ID" name='id lsu'>
   <input index="0" source="abu.1"/>
<fu type="ID" name='id alu'>
   <input index="0" source="abu.1"/>
<fu type="ID" name='id mul'>
   <input index="0" source="abu.1"/>
</fu>
<fu type="ID" name='id rf'>
   <input index="0" source="abu.1"/>
</fu>
<fu type="LSU" name='lsu' ID="id_lsu"> <!-- FUs -->
   <input index="0" source="imm.0"/>
   <input index="1" source="rf.1"/>
   <input index="2" source="rf.0"/>
<fu type="ALU" name='alu' ID="id_alu" config="i">
   <input index="0" source="rf.0"/>
   <input index="1" source="rf.1"/>
<fu type="MUL" name='mul' ID="id_mul" config="1">
   <input index="0" source="rf.0"/>
   <input index="1" source="rf.1"/>
</fu>
<fu type="RF" name='rf' ID="id_rf">
   <input index="0" source="imm.0"/>
   <input index="1" source="lsu.1"/>
   <input index="2" source="alu.1"/>
   <input index="3" source="mul.0"/>
<fu type="ABU" name='abu' ID="id_abu" config="i">
   <input index="0" source="alu.1"/>
   <input index="1" source="rf.1"/>
</fu>
<fu type="IU" name='imm'>
   <input index="0" source="abu.1"/>
</fu>
```

Important points.

- 1. Each ID must have a unique name.
- 2. All IDs must be connected to the ABU, for the program to advance.
- 3. FUs are connected to their corresponding IDs.

id_abu	id_rf	id_lsu	imm	id_alu	id_mul
.text	.text	.text	 .text	.text	.text
nop	nop	nop	 nopi	nop	nop
		İ	imm 0		į i
	srm r0, in0	1	imm 4	1	
	srm rl, in0	ļ	imm 65536		
	srm r2, in0	<u> </u>	nopi		
	lrm r2	sla WORD, in2, in1	imm 0	I	
	lrm_srm r1, r2, in0	ļ.	nopi	add out1, in0, in1	
	srm r0, in2		nopi		ļ ļ
	lrm r2	sla WORD, in2, in1	imm _. -64572	-4441	!
	lrm_srm r1, r2, in0	!	nopi	add out1, in0, in1	
	srm r0, in2	-1- HODD	nopi	1	
	lrm r2	sla WORD, in2, in1	imm 0	l add out1 in0 in1	
	lrm_srm r1, r2, in0	1	nopi	add out1, in0, in1	
	srm r0, in2 lrm r2	sla WORD, in2, in1	nopi imm 63818		
	lrm srm r1, r2, in0	Sta WORD, IIIZ, IIII	nopi	add out1, in0, in1	
	srm r0, in2	1	nopi	l add odti, ino, ini	
	I lrm r2	sla WORD, in2, in1	imm 0	}	
	lrm srm r1, r2, in0	3td World, 1112, 1111	nopi	add out1, in0, in1	-
	srm r0, in2	i	nopi	l dad outly ino, ini	
	l lrm r2	sla WORD, in2, in1	imm -25323		
	lrm srm r1, r2, in0	500 1101.07 21127 2112	nopi	add out1, in0, in1	
	srm r0, in2	i	nopi		i
	lrm r2	sla WORD, in2, in1	imm 0		i
	lrm srm r1, r2, in0		nopi	add out1, in0, in1	i
her inl inc	llrm crm r7 r2 in2	1	L noni	1	1
bcr in1, in0	l lrm_srm r7, r2, in2		nopi		
			nopi		
jai 0	l non	non	nopi nopi	l non	nop
Jar o	nop	nop	Порт	nop	Гиор

id_abu	id_rf	id_lsu	imm	id_alu	id_mul
.text	.text	.text	.text	.text	.text
nop	nop	nop	nopi	l nop	nop
ļ.	0 0		imm 0		
	srm r0, in0		imm 4		
	srm r1, in0		imm 65536		
	srm r2, in0 lrm r2	 sla WORD, in2, in1	nopi imm 0		
ŀ	lrm srm r1, r2, in0	Sta WORD, 1112, 1111	l nopi	l add out1, i n0, i n1	
H	srm r0, in2		nopi	l dad oder, ino, ini	
1	l lrm r2	sla WORD, in2, in1	imm -64572		
li	lrm srm r1, r2, in0	Std	nopi	add out1, in0, in1	i
i	srm r0, in2		nopi		i
li	lrm <mark>r</mark> 2	sla WORD, in2, in1	imm 0	İ	i i
İ	lrm_srm r1, r2, in0		nopi	add out1, in0, in1	į į
İ	srm r0, in2		nopi	ĺ	ĺ
	lrm r2	sla WORD, in2, in1	imm 63818		
l.	lrm_srm r1, r2, in0		nopi	add out1, in0, in1	
ļ.	srm r0, in2	1 11000	nopi		
	lrm r2	sla WORD, in2, in1	imm 0		
	lrm_srm r1, r2, in0		nopi	add out1, in0, in1	
ļ	srm r0, in2 lrm r2	 sla WORD, in2, in1	nopi imm -25323		
	lrm_srm r1, r2, in0	Sta WORD, 1112, 1111	nopi	l add out1, i n0, i n1	
H	srm r0, in2		nopi	l add outl, ino, ini	
ŀ	I lrm r2	sla WORD, in2, in1	l imm 0		
li	lrm srm r1, r2, in0	314 1151, 1112, 1112	nopi	add out1, in0, in1	i
•		•		,,,	'
bcr in1, in0	lrm srm r7, r2, in2		nopi		1
			nopi	İ	
			nopi	İ	
jai 0	nop	nop	nopi	nop	nop

Important points.

1. All IDs are specified in different columns.

id_abu	id_rf	id_lsu	imm	id_alu	id_mul	
.text	.text	 .text	 .text	 .text	.text	
nop	nop	nop	nopi	nop	nop	
	srm r0, in0		imm 4			
	srm r1, in0 srm r2, in0	 	imm 65536 nopi	 		
1	I lrm r2	 sla WORD, in2, in1	imm 0	i		
ij	lrm_srm r1, r2, in0	, , ,	nopi	add out1, in0, in1	į į	
1	srm r0, in2	-1 - HODD	nopi		!	
	lrm r2 lrm srm r1, r2, in0	sla WORD, in2, in1	imm -64572 nopi	 add out 1, in0, in1		
	srm r0, in2	 	nopi	dad oder, mo, mi		
1	lrm r2	sla WORD, in2, in1	imm 0	į	i i	
1	lrm_srm r1, r2, in0		nopi	add out1, in0, in1	ļ ļ	
1	srm r0, in2 lrm r2	 sla WORD, in2, in1	nopi imm 63818	 		
1	lrm srm r1, r2, in0	3td WORD, 1112, 1111	nopi	add out1, in0, in1		
į	srm r0, in2	j	nopi	i '	j j	
1	lrm r2	sla WORD, in2, in1	imm 0		!	
	lrm_srm r1, r2, in0 srm r0, in2	 	nopi nopi	add out1, in0, in1		
H	1 10, 112	 sla WORD, in2, in1	imm -25323	l		
	lrm_srm r1, r2, in0		nopi	add out1, in0, in1	İ	
İ	srm r0, in2		nopi	ĺ		
	lrm r2	sla WORD, in2, in1	imm 0	l add out1 in0 in1		
	lrm_srm r1, r2, in0	l	nopi	add out1, in0, in1	l I	
bcr in1, in0	lrm srm r7, r2, in2	I	nopi	I	1	
1 2			nopi			
1			nopi			
jai 0	nop	nop	nopi	nop	nop	

Important points.

- 1. All IDs are specified in different columns
- 2. Instruction execution starts at count 1, (not count 0)


id_abu	id_rf	id_lsu	imm	id_alu	id_mul
.text	.text	.text	.text	.text	.text
nop	nop	nop	 nopi	l nop	nop
		!	imm 0	<u> </u>	ļ <u> </u>
	srm r0, in0	!	imm 4	!	!!!
	srm rl, in0	ļ.	imm _. 65536	!	!!!
	srm r2, in0	-1 - HODD	nopi	!	!!!
	lrm r2	sla WORD, in2, in1	imm 0		
	lrm_srm r1, r2, in0	!	nopi	add out1, in0, in1	!
	srm r0, in2 lrm r2	sla WORD, in2, in1	nopi imm -64572		
	lrm srm r1, r2, in0	Sta WORD, IIIZ, IIII	nopi	 add out1, in0, in1	
	srm r0, in2	1	l nopi	l add oddi, ino, ini	
-	I lrm r2	sla WORD, in2, in1	l imm 0	ł	
	lrm srm r1, r2, in0	Sta World, Inz, Ini	nopi	add out1, in0, in1	
	srm r0, in2	i	nopi		i i
	lrm r2	sla WORD, in2, in1	imm 63818	i	i i
	lrm srm rl, r2, in0		nopi	add out1, in0, in1	i i
	srm r0, in2	İ	nopi	i i	i i
	lrm r2	sla WORD, in2, in1	imm 0	İ	į į
	lrm_srm r1, r2, in0	İ	nopi	add out1, in0, in1	į į
	srm r0, in2	İ	nopi	İ	į į
	lrm r2	sla WORD, in2, in1	imm -25323	İ	į į
	lrm_srm r1, r2, in0	1	nopi	add out1, in0, in1	
	srm r0, in2	1	nopi		
	lrm r2	sla WORD, in2, in1	imm 0	!	
	lrm_srm r1, r2, in0	1	nopi	add out1, in0, in1	
	•••••				
bcr in1, in0	lrm_srm r7, r2, in2	I	nopi		1
			nopi		
	-		noni		:
jai 0	nop	nop	nopi	nop	nop

Important points.

- 1. All IDs are specified in different columns
- Instruction execution starts at count 1, (not count 0)
- 3. "jai 0" ends program execution.

Detailed ISA can be found on https://oncourse.tue.nl


Debugging



Use Modelsim.

\$ cd ~/CGRA/benchmarks/convolution/<name>
\$ make sim

To add register file:



Makefile

make sim

Runs modelsim with GUI.

make run

Runs modelsim in the command line.

make compare

Runs simulation and compares the output with actual one (given in compare directory).

make performance


Runs simulation and gives quick performance estimates (less accurate).


make report


Runs simulation and generates a report in build/<name>/report (slower but accurate).


make clean


Cleans the build directory for the benchmark.




















SIMD



Bypassing + SIMD



Single Cycle Loop




```
id abu
                                                                                                                      id alul
                                            id lsu
                                                                               imm
                                            lgi BYTE, out0
                                                                                imm 128
nop
                                            lgi BYTE, out0
                                                                               imm 128
                                                                                                                      ltu out0, in0, in1
nop
bcai 20, in0
                                            lgi sgi BYTE, out0, in1
                                                                               imm 128
                                                                                                                      ltu out0, in0, in1
nop; delay slot 1
                                            lgi sgi BYTE, out0, in1
                                                                               imm 128
                                                                                                                      ltu out0, in0, in1
nop; delay slot 2
                                            lgi sgi BYTE, out0, in1
                                                                               imm 128
                                                                                                                      ltu out0, in0, in1
                                            sgi BYTE, inl
                                                                                                                      ltu out0, in0, in1
                                                                                nopi
                                            sgi BYTE, inl
                                                                               nopi
                                                                                                                      nop
jai 0 ; terminate execution
                                            nop
                                                                               nopi
                                                                                                                      nop
```

Data reuse


Automatic address generation

Adding ABU (for accumulation)

Changing the algorithm



Changing the algorithm



In case, you use a different algorithm, provide us with the C implementation as well.

Server List

co2.ics.ele.tue.nl co10.ics.ele.tue.nl

co3.ics.ele.tue.nl co13.ics.ele.tue.nl

co4.ics.ele.tue.nl co17.ics.ele.tue.nl

co9.ics.ele.tue.nl

Resources

Assignment details and guideline https://oncourse.tue.nl