

Challenges and Solutions for Consumer Flash-Memory Devices

Tei-Wei Kuo, Po-Chun Huang, and Yuan-Hao Chang
Dept. of Computer Science & Info. Engr.
National Taiwan University, Taiwan
IIS and CITI, Academia Sinica, Taiwan



2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved

1

Agenda

- Introduction
- Architecture and Design Issues
- Performance Issues
- Reliability/Endurance Issues
- Conclusion

2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved

2

Introduction

- Diversified Application Domains
 - Portable Storage Devices
 - Consumer Electronics
 - Servers and Storage Systems
 - Industrial Applications



2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved


3

Trends – Market Growth

- **Mobile Devices**
 - Smartphones: 50%+ of growth from 2010/02 to 2011/05
 - Tablet PCs, e.g., iPad
 - Automotive navigation systems
- **Flash Memory**
 - 25% growth from 2011/01 to 2011/08



Revenue: 22 billions in 2011




Tei-Wei Kuo, NTU, All Rights Reserved


4

Trends – Market and Technology


- **Competitiveness in the Price**
 - Dropping Rate and the Price Gap with HDDs
- **Technology Trend over the Market**
 - Improved density
 - Degraded performance
 - Degraded reliability
 - Worsened access constraints




Source: <http://agigatech.com/blog/wp-content/uploads/2009/12/Handy-HDD-SSD-Cost-Differential.jpg>
from Understanding the NAND Market



2011/10/10



Tei-Wei Kuo, NTU, All Rights Reserved



5


Trends – Solid-State Disks (SSDs)

- **Flourishing in SSD Developments**
 - Top 20 Vendors in 2010Q4: Fusion-io, SandForce, STEC, Violin Memory, Texas Memory Systems, OCZ, WD Solid State Storage, Pliant Technology, SanDisk, RunCore, ForeMay, Intel, Toshiba, SMART Modular Technologies, Seagate, Virident Systems, Kove, EMC, BitMICRO, and DDRdrive



Source: DRAmEXchange, Aug., 2011

Toshiba's Roadmap for SSD Products



2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved

6

Agenda


- Introduction
- Architecture and Design Issues
- Performance Issues
- Reliability/Endurance Issues
- Conclusion

The Characteristics of Different Storage Media

Media	Access time		
	Read	Write	Erase
DRAM	13.9ns (1B) 7.12us (512B)	13.9ns (1B) 7.12us (512B)	N/A
NOR Flash	45ns (1B) 23.0us (512B)	14us (1B) 7.2ms (512B)	18ms (128KB)
PCM	115—135 ns (1B) 13us (512B)	115—135 ns (1B) 13us (512B)	N/A
NAND Flash (SLC)	15us (1B) MAX: 35us (8KB)	300us (1B) TYP: 350us (8KB) MAX: 500us (8KB)	TYP: 1.5ms (1MB) MAX: 3ms (1MB)
DISK	15.8ms TYP: 8.2ms (512B)	6.06ms TYP: 9.2ms (512B)	N/A

Reference Devices/Modules: DRAM: Micron DDR3-1333. NOR Flash: Silicon Storage Technology SST39LF020. PCM: Micron P8P Parallel PCM, NAND Flash: Micron MT29F256G08AUAAC5. Disk: Deskstar™ 7K3000 series.

Single Level Cell (SLC) vs Multi-Level Cell (MLC)






2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved

9

Single-Level Cell (SLC)

- Each Word-Line is connected to control gates.
- Each Bit-Line is connected to the drain.




2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved

10

System Architectures




2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved

11

Management Issues – Flash-Memory Characteristics




2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved

12

Management Issues – Flash-Memory Characteristics


- Example 1: Out-place Update



Suppose that we want to update data A and B...


Management Issues – Flash-Memory Characteristics

- Example 1: Out-place Update




Management Issues – Flash-Memory Characteristics

- Example 2: Garbage Collection



Management Issues – Flash-Memory Characteristics

- Example 2: Garbage Collection



Management Issues – Flash-Memory Characteristics

• Example 2: Garbage Collection




The block is then erased.



Overheads:

- live data copying
- block erasing.



- A live page
- A dead page
- A free page

Management Issues – Flash-Memory Characteristics

• Example 3: Wear-Leveling



Wear-leveling might interfere with the decisions of the block-recycling policy.



- A live page
- A dead page
- A free page

↑
Erase cycle counts

Management Issues – Flash-Memory Characteristics

- **SLC Flash Access Constraints**
 - **Write-Once**
 - No writing on the same page unless its residing block is erased!
 - Pages are classified as valid, invalid, and free pages.
 - **Bulk-Erasing**
 - Pages are erased in a block unit to recycle used but invalid pages.
 - **Wear-Leveling**
 - Each block has a limited lifetime in erasing counts.
- **Additional MLC Flash Access Constraints**
 - Prohibition of partial page programming
 - Serial page programming in a block

2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved

19

Comparisons of SLC and MLC

- **1-bit/cell SLC NAND flash**
 - 100,000 Program/Erase cycles (with ECC)_[1]
 - 10 years Data Retention
- **2-bits/cell MLC NAND flash**
 - 3000—10,000 Program/Erase cycles (with ECC)_[2]
 - 10 years Data Retention
- **3-bit/cell TLC NAND flash**
 - 250—500 Program/Erase cycles_[3]
- **4-bits/cell QLC NAND flash (2011—)**
 - Developers: Intel, SanDisk, Micron, Toshiba and Samsung

[1] ST Micro-electronics NAND SLC large page datasheet (NAND08GW3B2A)

[2] ST Micro-electronics NAND MLC large page datasheet (NAND04GW3C2A)

[3] Spectek F??B74A61K3BAA??-AF/L

2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved

20


Management Issues – Challenges

- The write throughput drops significantly after garbage collection starts!
- The capacity of flash-memory storage systems increases very quickly such that memory space requirements grows quickly.
- Reliability becomes more and more critical when the manufacturing capacity increases!
- The significant increment of flash-memory access rates seriously exaggerates the Read/Program Disturb Problems!

Agenda

- Introduction
- Architecture and Design Issues
- Performance Issues
- Reliability/Endurance Issues
- Conclusion


System Architecture – Layers




*FTL: Flash Translation Layer, MTD: Memory Technology Device

Example Address-Mapping Policies – FTL

- FTL adopts a page-level address translation mechanism.
 - The main problem of FTL is on large memory space requirements for storing the address translation information.



- A logical address under NFTL is divided into a virtual block address and a block offset.
 - e.g., LBA=1011 => virtual block address (VBA) = $1011 / 8 = 126$ and block offset = $1011 \% 8 = 3$



Address-Mapping Policies – Fine-Grained vs. Coarse Grained Ones

	FTL	NFTL
Memory Space Requirements	Larger	Smaller
Address Translation Time	Shorter	Longer
Garbage Collection Overhead	Less	More
Space Utilization	Higher	Lower

- The Memory Space Requirements for a 16GB NAND flash (4KB/Page, 4B/Table Entry, 128 Pages/Block)
 - FTL: 16MB ($= 4 * 16G / 4K$)
 - NFTL: 128KB ($= 4 * 16G / (4K * 128)$)

Remark: Each page of small-block(/large-block) SLC NAND can store 512B(/2KB) data, and there are 32(/64) pages per block. Each page of MLCx2 NAND can store 4KB, and there are 128—256 pages per block.

Key Issues and Technologies

- **Address Translation**
 - Reduce the size of address translation information
 - Adjust address translation scheme with heterogeneous mapping granularities
 - Store address translation information over flash
- **Garbage Collection and Wear Leveling**
 - Cost versus Benefits
 - Needs in Performance/Real-time Constraints
- **Parallelism in Access**
 - Adaptive Striping and Architecture Designs


2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved

27

Address Translation – Indexing and Small Writes

- Packing and Caching




Source: Chin-Hsien Wu, Li-Pin Chang, and Tei-Wei Kuo, "An Efficient B-Tree Layer Implementation for Flash-Memory Storage Systems," ACM Transactions on Embedded Computing Systems, Volume 6, Issue 3, July 2007

2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved

28

Address Translation – Adaptive Flash Translation Layer (AFTL)



1. AFTL doesn't erase the two blocks immediately.
2. AFTL moves the mapping information of the replacement block to the fine-grained hash table by adding fine-grained slots.

Coarse-to-Fine Switching

3. The RPBA field of the corresponding mapping information is nullified.

Chin-Hsien Wu and Tei-Wei Kuo, 2006, "An Adaptive Two-Level Management for the Flash Translation Layer in Embedded Systems," IEEE/ACM 2006 International Conference on Computer-Aided Design (ICCAD), November 5-9, 2006.


3/29/2007

Embedded Systems and Wireless Networking Lab.

29

Address Translation – Region-Based Mapping

- A three-level address translation architecture



Yuan-Hao Chang and Tei-Wei Kuo, "A Commitment-based Management Strategy for the Performance and Reliability Enhancement of Flash-memory Storage Systems," the ACM/IEEE Design Automation Conference (DAC), San Francisco, Jul. 26-31, 2009.


2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved

30

Commitment-based Management

- An adaptive block mapping mechanism with a log-based strategy



Yuan-Hao Chang and Tei-Wei Kuo, "A Commitment-based Management Strategy for the Performance and Reliability Enhancement of Flash-memory Storage Systems," the ACM/IEEE Design Automation Conference (DAC), San Francisco, Jul. 26-31, 2009.


2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved

31

Address Translation – Adaptivity to Access Patterns


- Good performance to **random writes** and **sequential writes**
 - A virtual block → up to 2 physical block sets
 - Replace the block set with fewer valid data.
 - Set the remaining one as the old one.



Yuan-Hao Chang and Tei-Wei Kuo, "A Commitment-based Management Strategy for the Performance and Reliability Enhancement of Flash-memory Storage Systems," the ACM/IEEE Design Automation Conference (DAC), San Francisco, Jul. 26-31, 2009.

Garbage Collection – Real-Time Garbage Collection

- Garbage Collection and MLC Write Constraints



Source: Li-Ping Chang and Tei-Wei Kuo, "A Real-Time Garbage Collection Mechanism for Flash-Memory Storage Systems in Embedded Systems," the 8th International Conference on Real-Time Computing Systems and Applications (RTCSA), Tokyo, Japan, March 2002


2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved

33

Parallel access supports – Adaptive striping

- Striping and Utilization:
Distribute hot and cold data evenly over banks



Source: Li-Pin Chang and Tei-Wei Kuo, "An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems," IEEE Eighth Real-Time and Embedded Technology and Applications Symposium (RTAS), San Jose, USA, Sept 2002

Tei-Wei Kuo, NTU, All Rights Reserved

34

Agenda

- Introduction
- Architecture and Design Issues
- Performance Issues
- Reliability/Endurance Issues
- Conclusion



2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved

35

Reliability Challenges

- Low Endurance
- Bad Data Retention
- High Bit Error Rate
- Serious Disturbing



	Read (Mbps)	Write (Mbps)	Endurance (Erase cycles)	Reliability (Bit error rate)	Cost (US \$/GB)
SLC ¹	235	23	60,000	10^{-9}	0.813
MLC _{x2} ²	109	6.3	$\leq 3,000$	10^{-6}	0.113 ⁴
TLC / MLC _{x3} ³	27	0.8	≤ 500	$\geq 10^{-5}$	0.095 ⁵
MPEG-2 (1280x720)	20	20			
MPEG-4	6 - 7	6 - 7			

* 2010Q2: SLC 6.01USD/GB, MLCx2 1.70USD/GB, TLC 1.49USD/GB


[1][2] Micron MT29F256G08AUCAB & MT29F512G08CUAA; [3] Spectek FNNB63A (downgraded flash product); [4][5] DRAMExchange, October 2011

2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved

36

Wear-Leveling Technologies




Key Issues and Technologies

- **Identification of Hot and Cold Data**
 - Locality in Access
 - Garbage Collection Performance
- **Wear Leveling**
 - Dynamic Wear Leveling
 - Static Wear Leveling
- **Reliability Enhancement**
 - Downgrading Designs
 - Reliability Enhancement at FTL/MTD/File-System Levels

Efficient Hot-Data Identification

– Hotness Checkup



1. An LBA is to be verified as a location for hot data.
2. The corresponding LBA y is hashed simultaneously by K given hash functions.
3. Check if the H most significant bits of every counter of the K hashed values contain a non-zero bit value.

A Multi-Hash-Function Framework

Jen-Wei Hsieh, Tei-Wei Kuo, Li-Pin Chang, "Efficient Identification of Hot Data for Flash Memory Storage Systems," the ACM Transactions on Storage, Volume 2, Issue 1, pp.22-40, Feb 2006.



2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved

39

Static Wear Leveling

- A modular design for compatibility considerations
 - An unevenness level (e_{cnt} / f_{cnt}) $\geq T \rightarrow$ Triggering of the Static Wear Leveler




Yuan-Hao Chang, Jen-Wei Hsieh, and Tei-Wei Kuo, 2007, "Endurance Enhancement of Flash-Memory Storage Systems: An Efficient Static Wear Leveling Design," ACM/IEEE 44-th Design Automation Conference (DAC), San Diego, USA, June 2007. [Best Paper Nomination]

2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved

A Set-Based Mapping Strategy for Downgraded Flash

- An efficient **set-based mapping strategy** is proposed




Yuan-Sheng Chu, Jen-Wei Hsieh, Yuan-Hao Chang, and Tei-Wei Kuo, 2009, "A Set-Based Mapping Strategy for Flash-Memory Reliability Enhancement," the ACM/IEEE 12th Conference of Design, Automation, and Test in Europe (DATE), Nice, France, April 20-24, 2009.

2011/10/10


Tei-Wei Kuo, NTU, All Rights Reserved

41



Reliability Enhancement – A Reliable MTD Design

- Segment-based mirroring with bad block replacement
- Log-based write strategy with ECC enhancement



Yuan-Hao Chang and Tei-Wei Kuo 2010, "A Reliable MTD Design for MLC Flash-Memory Storage Systems," ACM International Conference on Embedded Software (EMSOFT), Scottsdale, Arizona, USA, Oct. 24-29, 2010

2011/10/10

Tei-Wei Kuo, NTU, All Rights Reserved


42

Reliability Enhancement – Forward Copying in a Native File System

- Duplicate data of the latest version of chunks which affected by the invalidation.

Which chunks need to be forward-copied ?

- Consider the co-existent relation
 - Chunks whose the latest out-of-date version **only co-exist** with the **invalidated page**.
 - Chunks which are latest updated **between the time points** that the invalidated page and the latest out-of-date version.



Pei-Han Hsu, Yuan-Hao Chang, Po-Chun Huang, Tei-Wei Kuo, David Du, "A Version-based Strategy for Reliability Enhancement of Flash File Systems", ACM/IEEE DAC 2011.

Tei-Wei Kuo, NTU, All Rights Reserved 43

Conclusion

- What Is Happening?
 - Solid-State Storage Devices
 - New Designs in the Memory Hierarchy
 - Flash-Powered Storage Servers
 - More Applications in Components and Products
- Challenging Issues: Performance, Cost, and Reliability
 - Scalability Technology
 - Reliability Technology
 - Customization Technology

Contact Information

- **Professor Tei-Wei Kuo**

- ktw@csie.ntu.edu.tw
- URL: <http://csie.ntu.edu.tw/~ktw>
- Flash Research:
<http://newslab.csie.ntu.edu.tw/~flash/>
- Office: +886-2-23625336-257
- Fax: +886-2-23628167
- Address:

Dept. of Computer Science & Information Engr.
National Taiwan University, Taipei, Taiwan 106

Questions or Comments?

