

# Multiprocessors

(5LIE0)

## Lecture 1

Lecturers

**Mitra Nasri, Twan Basten, Marc Geilen**

Teaching Assistants (TAs)

**Joan Marce i Igual (main TA), Hossein Elahi (support TA)**

# Course structure and organization

How will the course be presented?

Where can you find information?

How will you be graded?

Who, when, and how to contact?

**3 Lecturers and TAs**

**Mitra Nasri**

(course organizer and co-lecturer)



**Twan Basten**

(co-lecturer)



**Marc Geilen**

(co-lecturer)



**Joan Marce i Iguar**  
(main TA)



**Hossein Elahi**  
(support TA)



## 4 Course knowledge goals

### Module 1: Architecture

- System-on-chip architectures
  - Cache and memory organization;
  - On-chip networks (topologies, routing, deadlock analysis);

Hardware

Week 1

Twan Basten



### Module 2: OS support and programming models

- Operating system supports
  - Threads and processes;
  - Multiprocessor scheduling;
  - Communication and synchronization;
  - Data consistency;
- Programming models and paradigms
  - PThread, TBB, OpenMP, ...;

Operating system  
and software

Week 2

Mitra Nasri



### Module 3: Design-space exploration

- Mapping design space;
- Pareto analysis;
- Runtime adaptation and system scenarios;

Analysis techniques

Weeks 3, 4

Twan Basten



### Module 4: Models of computation

- Models of computation;
- Dataflow and design;

Modeling and analysis  
techniques

Weeks 5, 6

Marc Geilen



# 5 Course knowledge goals and you!

## Module 1: Architecture

- System-on-chip architectures
  - Cache and memory organization;
  - On-chip networks (topologies, routing, deadlock analysis);

Hardware

## Module 2: OS support and programming models

- Operating system supports
  - Threads and processes;
  - Multiprocessor scheduling;
  - Communication and synchronization;
  - Data consistency;
- Programming models and paradigms
  - PThread, TBB, OpenMP, ...;

Operating system and software

## Module 3: Design-space exploration

- Mapping design space;
- Pareto analysis;
- Runtime adaptation and system scenarios;


Analysis techniques

## Module 4: Models of computation


- Models of computation;
- Dataflow and design;

Modeling techniques

Knowledge needed to become a developer



Knowledge required to become a system architect



## 6 Course skill goals

- discrete-event modeling
- experimental research
- (peer) reviewing

You will learn them through the assignments



## 7 Logistics (related to Covid19)

- **Lectures and lab hours will be on campus**
- The course follows a “blended education” style
  - You watch short pre-recorded lectures
  - Then you attend the **lecture**
  - **Lectures** contain “exercises on the topic”, “Q&A”, or “more in-depth discussions”
- The lectures will not be recorded (however, we will make the recording of the lectures of last year available to you)
- The communications happen on **MS Teams** (you will be automatically invited to the team of the course): **5LIE0 (2021-GS3) Multiprocessors**
- Lecture materials, assignments, screencasts, or videos will be published on **CANVAS**

## 8 Organization

- About 16 live lectures and lab sessions
  - Monday, 8:45-10:30
  - Thursday, 13:30-15:15
  - (No classes or lab sessions during the Carnival break)
  - A recorded version of the lectures (from 2021) are available on Canvas
- 3 practical assignments
- oral examination



## 9 Course and study material

- slides
- screencasts and videos
- assignments
- POOSL
- background reading material
- multiprocessor basics test

all available through

- TU/e CANVAS, [canvas.tue.nl](https://canvas.tue.nl)

- You **must** go through all activities of each **Module** on **Canvas**
- You **must** [watch all screencasts before attending the live session](#) on that topic

# 10 Course's Team EE\_5LIE0 (2021-2022)

- Channels:

- **A discussion channel for each assignment**

- Ask your questions about the assignments during the lab hours.
- You can also ask your generic questions about each assignment on this channel.
- When needed, **TAs** will create a private channel to discuss with you individually.
- You can try to answer other student's questions.
- **Active students** on Teams who try to answer other's questions will get "**bonus points**".

- **A discussion channel for any question related to the lectures**

- **General**

- **Off topic**

- For anything that is not "directly" related to the course, e.g., fun topics, anime, teaming up for extra activities, finding each other.

# 11 Getting a grade: assignments

All assignments are **individual!**


Estimated workload:  
40 hours

**Assignment 1  
interconnect analysis**



typically C code

```

void pic2chanelf1
  realType u, /* formal input */
  picChannelContextType* context, /* context */
  realType y /* formal output */
{
  /* implied statements */
  context->u = u;
  /* user-defined statements */
  /* IM Controller_1 */
  IM_Controller_1(context->u, &(context->IM_Controller_1),
&(context->IM_Controller_1control));
  /* RM Controller_1 */
  RM_Controller_1(context->u, &(context->RM_Controller_1),
&(context->RM_Controller_1control));
  /* sum_1 */
  context->sum_1 = context->IM_Controller_1control +
context->RM_Controller_1control;
  /* copy */
  context->y = context->sum_1;
  /* implied statements */
  *y = context->y;
}
  
```



implementation  
code



HW/SW

# 12 Getting a grade: assignments

All assignments are **individual!**

Estimated workload:  
40 hours

**Assignment 2  
design-space exploration**

Assignment 1  
interconnect analysis



typically C code

```

void picChannel1(
    realType u, /* formal input */
    picChannel1ContextType* context, /* context */
    realType y /* formal output */)
{
    /* implied statements */
    context->u = u;
    /* user-defined statements */
    /* IM Controller_1 */
    IM_Controller_1(context->u, &(context->IM_Controller_1),
    &(context->IM_Controller_1control));
    /* RH Controller_1 */
    RH_Controller_1(context->u, &(context->RH_Controller_1),
    &(context->RH_Controller_1control));
    /* sum_1 */
    context->sum_lo = context->IM_Controller_1control +
    context->RH_Controller_1control;
    /* copy */
    context->IM_Controller_1control =
    context->sum_lo;
    /* implied statements */
    *y = context->y;
}
    
```

parallel  
code

implementation  
code



MIPS	MIPS	DSP	Acc	DSP
Interconnect				
DSP	Memory	Acc	DSP	

HW/SW

# 13 Getting a grade: assignments

All assignments are **individual!**

Estimated workload:  
16 hours

**Assignment 3**  
**peer review**  
**Assignments 1 & 2**

Assignment 2  
design-space exploration

Assignment 1  
interconnect analysis

typically C code


```

#include <stdio.h>
#include <math.h>
#include <string.h>
#include <stdlib.h>
#include <unistd.h>
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
#include <pthread.h>
#include <semaphore.h>

void picChannel(int picChannelId)
{
    realType u; /* formal input */
    picChannelContextType* context; /* context */
    realType y /* formal output */

    /* implied statements */
    context->u = 0;
    /* user-defined statements */
    /* IM Controller */
    IM_Controller(context->u, &(context->IM_Controller_1),
        &(context->IM_Controller_1control));
    /* RH Controller */
    RH_Controller(context->u, &(context->RH_Controller_1),
        &(context->RH_Controller_1control));
    /* sum */
    context->sum_lo = context->IM_Controller_1control +
        context->RH_Controller_1control;
    /* copy */
    context->IM_Controller_1control =
        context->sum_lo;
    /* implied statements */
    *y = context->y;
}
    
```

parallel code



implementation code

MIPS	MIPS	DSP	Acc	DSP
Interconnect				
DSP	Memory	Acc	DSP	

HW/SW

# 14 Getting a grade: assignments

	from	till
Assignment 1 interconnect analysis	10 February	9 March, 23:59h
Assignment 2 design-space exploration	24 February	30 March, 23:59h
Assignment 3 peer review	Introduced on <span style="color: green;">14 February</span> Started from <span style="color: green;">10 March</span>	8 April, 23:59h

Peer review Assignment 2																			
Peer review Assignment 1																			
Assignment 2: design space exploration																			
Assignment 1: interconnect																			
weeks	wk 1	wk 2	wk 3	break	wk 4	wk 5	wk 6	wk 7	wk 8	wk 9									

A1: 40h, A2: 40h, A3:16h, lectures: 44

## 15 Getting a grade: assignments

	from	till
Assignment 1 interconnect analysis	10 February	9 March, 23:59h
Assignment 2 design-space exploration	24 February	30 March, 23:59h
Assignment 3 peer review	Introduced on 14 February Started from 10 March	8 April, 23:59h

**Deadlines are firm!**

**Deadline miss → Re-examination in Q4**

**Re-examination failed → re-take the course next year**

## 16 A note on **individual** assignments

- Discussions with fellow students are allowed, but
- All work (reports, models, scripts, programs, ...) **must be your own**.
- Your work will be **checked for plagiarism!**
- If copying of work is suspected, it will be taken to the examination committee.
  - In 2007, a student was suspended because of copying work.
  - In 2008, a student failed because of copying work.
  - In 2014, two students failed because of too close collaboration.

Start with the assignments as early as possible!

**5 ECTS = 140 hours of study load**

**≈ 15 hours per week**

**≈ 2 full days** (working 8 hours a day)



## 17 Getting a grade: oral exam

- Covers assignments and lectures.
- The (two) written and (two) received peer reviews are the basis.
- 45 mins + 15 mins evaluation
- You need to **pass the multiprocessor basics** test before registering

Check out the  
**Study Guide**  
for details !

## 18 Getting a grade: multiprocessor basics

- A CANVAS quiz
- published after completion of regular lectures in week 7
- that can be taken any time after publication, as often as you like
- and is passed with  $\geq 80\%$  correct answers

Check out the  
**Study Guide**  
for details !

# 19 Getting a grade: assignments + oral exam

	weight
Assignment 1 interconnect analysis	<b>35%</b>
Assignment 2 design-space exploration	<b>40%</b>
Assignment 3 peer review	<b>25%</b>

The **oral exam**  
determines the  
result!

**Bonus for the oral exam:**  
Being active during the **lectures**  
and on **Teams**

## 20 Getting a grade: re-examination

- Q4, similar relative schedule
- Missing a deadline or failing the exam: retake the course next academic year

# 21 Course schedule

## Week 1

wk	date	classes	assignments	study material	Lecturer
1	7-2	- course intro - course structure		- Slides	Twan Basten and Mitra Nasri (on campus)
		Lecture (during the course timeslot)		- Screencasts for <b>multiprocessor architecture, interconnect, and memory hierarchy</b>	Twan Basten (screencasts)
		Lab (during the course timeslot)		- Screencasts for <b>experimental research</b>	Marc Geilen (screencasts)
				- POOSL guide and screencasts; - Install POOSL.	TA (screencasts)
	10-2	Introduction a1	a1 – interconnect analysis	- Assignment 1 text	Marc Geilen (on campus)
		Live demo of POOSL			TA (on campus)
	10-2			- Screencasts for <b>OS support, data consistency, and synchronization</b>	Mitra Nasri (screencasts)

Dates

The person who oversees the item

topic

Location of the activity

1

Week number

Follow the schedule on **CANVAS**

# 22 Course schedule

The person who oversees the item

wk	date	classes	assignments	study material	Lecturer
1	7-2	- course intro - course structure		- Slides	<b>Twan Basten and Mitra Nasri</b> (on campus)
				- Screencasts for <b>multiprocessor architecture, interconnect, and memory hierarchy</b>	<b>Twan Basten</b> (screencasts)
				- Screencasts for <b>experimental research</b>	<b>Marc Geilen</b> (screencasts)
			- POOSL guide and screencasts; - Install POOSL.	<b>TA</b> (screencasts)	
	10-2	<b>Introduction a1</b>	<b>a1 – interconnect analysis</b>	<b>- Assignment 1 text</b>	<b>Marc Geilen</b> (on campus)
		Live demo of POOSL			<b>TA</b> (on campus)
10-2			- Screencasts for <b>OS support, data consistency, and synchronization</b>	<b>Mitra Nasri</b> (screencasts)	

Current lecture

Coming session

Things to do by yourself before the coming lecture

You must watch the “screencasts” BEFORE the coming lecture

CANVAS

canvas.tue.nl – 5LIE0 – multiprocessors

and the  
Study Guide

## 24 Contact emails

- Mitra Nasri (course organizer and co-lecturer)  
[m.nasri@tue.nl](mailto:m.nasri@tue.nl)
- Twan Basten (co-lecturer)  
[a.a.basten@tue.nl](mailto:a.a.basten@tue.nl)
- Marc Geilen (co-lecturer)  
[m.c.w.geilen@tue.nl](mailto:m.c.w.geilen@tue.nl)
  
- Joan Marce i Igual (main teaching assistant (TA))  
[j.marce.i.igual@tue.nl](mailto:j.marce.i.igual@tue.nl)
- Hossein Elahi (support teaching assistant (TA))  
[g.elahi@tue.nl](mailto:g.elahi@tue.nl)